





Ver 1.0

# Dual N-Channel Enhancement Mode Field Effect Transistor


VSSS	IS	RSS(ON) (mΩ) Typ
12V	10A	2.5 @ VGS=4.5V
		2.6 @ VGS=4.0V
		2.8 @ VGS=3.8V
		3.2 @ VGS=3.1V
		4.0 @ VGS=2.5V

- Super high dense cell design for low  $R_{DS(ON)}$ .
- Rugged and reliable.
- Wafer level CSP.
- ESD Protected.



Unit : mm

Symbol	Parameter	Limit	Units
V <sub>SSS</sub>	Source-Source Voltage	12	V
V <sub>GSS</sub>	Gate-Source Voltage	±8	V
I <sub>S</sub>	Source Current-Continuous <sup>c</sup>	10	A
I <sub>SP</sub>	-Pulsed <sup>a c</sup>	100	A
P <sub>T</sub>	Total Power Dissipation	1.7	W
T <sub>J</sub> , T <sub>STG</sub>	Operating Junction and Storage Temperature Range	-55 to 150	°C



PIN 1 : Source 1  
PIN 2 : Gate 1  
PIN 3 : Source 1  
PIN 4 : Source 2  
PIN 5: Gate 2  
PIN 6 : Source 2

Details are subject to change without notice.

Mar,16,2017

# SC8604S


Ver 1.0

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub>=25°C unless otherwise noted)


Symbol	Parameter	Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS						
BV <sub>SSS</sub>	Source-Source Breakdown Voltage	V <sub>GS</sub> =0V , I <sub>S</sub> =1mA	12			V
I <sub>SSS</sub>	Zero Gate Voltage Source Current	V <sub>SS</sub> =10V , V <sub>GS</sub> =0V			1	uA
I <sub>GSS</sub>	Gate-Body Leakage Current	V <sub>GS</sub> = ±8V , V <sub>SS</sub> =0V			±10	uA
		V <sub>GS</sub> = ±5V , V <sub>SS</sub> =0V			±1	uA
ON CHARACTERISTICS						
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>SS</sub> =V <sub>GS</sub> , I <sub>S</sub> =1mA	0.5		1.3	V
R <sub>SS(ON)</sub>	Source-Source On-State Resistance	V <sub>GS</sub> =4.5V , I <sub>S</sub> =5.0A	1.8	2.5	3.1	m ohm
		V <sub>GS</sub> =4.0V , I <sub>S</sub> =5.0A	1.9	2.6	3.2	m ohm
		V <sub>GS</sub> =3.8V , I <sub>S</sub> =5.0A	2.0	2.8	3.3	m ohm
		V <sub>GS</sub> =3.1V , I <sub>S</sub> =5.0A	2.1	3.2	4.2	m ohm
		V <sub>GS</sub> =2.5V , I <sub>S</sub> =5.0A	2.7	4.0	6.2	m ohm
g <sub>FS</sub>	Forward Transconductance	V <sub>SS</sub> =5V , I <sub>S</sub> =5.0A		19		S
SWITCHING CHARACTERISTICS <sup>b</sup>						
t <sub>D(ON)</sub>	Turn-On Delay Time	V <sub>DD</sub> =6V I <sub>S</sub> =5A V <sub>GS</sub> =4.5V R <sub>GEN</sub> =6 ohm		80		ns
t <sub>r</sub>	Rise Time			570		ns
t <sub>D(OFF)</sub>	Turn-Off Delay Time			38000		ns
t <sub>f</sub>	Fall Time			17700		ns
Q <sub>g</sub>	Total Gate Charge	V <sub>DD</sub> =6V,I <sub>S</sub> =5A, V <sub>GS</sub> =4.5V		100		nC
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
V <sub>FSS</sub>	Diode Forward Voltage	V <sub>GS</sub> =0V,I <sub>S</sub> =3A		0.75	1.2	V
Notes						
a.Pulse Test:Pulse Width ≤ 10us, Duty Cycle ≤ 1%.						
b.Guaranteed by design, not subject to production testing.						
c.Drain current limited by maximum junction temperature.						

Mar,16,2017


$V_{SSS} / I_{SSS}$




$I_{GSS} (+) / (-)$



$V_{GS} (off)$




$|y_{fs}|$




\* Note: Connect the measurement terminal reversely if you want to measure the FET2 side.


$R_{SS} \text{ (on)}$




$V_F(S-S)$







$t_d(\text{on}), t_r, t_d(\text{off}), t_f$













$Q_g$



\* Note: Connect the measurement terminal reversely if you want to measure the FET2 side.







## TOP MARKING DEFINITION

### WLCSP

